

www.ti.com ... SLOS363D–AUGUST 2002–REVISED MAY 2008

WIDEBAND, LOW-DISTORTION, FULLY DIFFERENTIAL AMPLIFIERS

- **Fully Differential Architecture**
- **Bandwidth: 260 MHz**
- •**Slew Rate: 1800 V/**µ**^s**
- •**IMD3: –73 dBc at 30 MHz**
- •**OIP3: 29 dBm at 30 MHz**
- •**Output Common-Mode Control**
- **Wide Power-Supply Voltage Range: 5 V, ±5 V, 12 V, 15 V**
- **Input Common-Mode Range Shifted to Include the Negative Power-Supply Rail**
- •**Power-Down Capability (THS4504)**
- •**Evaluation Module Available**

DESCRIPTION

The THS4504 and THS4505 are high-performance, fully differential amplifiers from Texas Instruments. The THS4504, featuring power-down capability, and the THS4505, without power-down capability, set new performance standards for fully differential amplifiers with unsurpassed linearity, supporting 12-bit supporting operation through 40 MHz. Package options include the SOIC-8 and the MSOP-8 with PowerPAD™ for a smaller footprint, enhanced ac performance, and improved thermal dissipation capability.

¹FEATURES APPLICATIONS

- **Fully Differential Architecture High Linearity Analog-to-Digital Converter Preamplifier**
- •**Wireless Communication Receiver Chains**
- **Single-Ended to Differential Conversion**
- •**Differential Line Driver**
- •**Active Filtering of Differential Signals**

RELATED DEVICES

DEVICE ⁽¹⁾	DESCRIPTION			
THS4504/5	260 MHz, 1800 V/ μ s, V _{ICR} Includes V _{S-}			
THS4500/1	370 MHz, 2800 V/µs, V _{ICR} Includes V _{S-}			
THS4502/3	370 MHz, 2800 V/us, Centered V _{ICR}			
THS4120/1	3.3 V, 100 MHz, 43 V/us, 3.7 nV/ \sqrt{Hz}			
THS4130/1	15 V, 150 MHz, 51 V/us, 1.3 nV/ \sqrt{Hz}			
THS4140/1	15 V, 160 MHz, 450 V/us, 6.5 nV/ \sqrt{Hz}			
THS4150/1	15 V, 150 MHz, 650 V/us, 7.6 nV/ \sqrt{Hz}			

⁽¹⁾ Even numbered devices feature power-down capability

APPLICATION CIRCUIT DIAGRAM

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of ÆÑ Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments, Incorporated. All other trademarks are the property of their respective owners.

[THS4504](http://focus.ti.com/docs/prod/folders/print/ths4504.html) [THS4505](http://focus.ti.com/docs/prod/folders/print/ths4505.html)

SLOS363D–AUGUST 2002–REVISED MAY 2008 ... **www.ti.com**

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

(1) The absolute maximum ratings under any condition is limited by the constraints of the silicon process. Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

PACKAGE DISSIPATION RATINGS

(1) This data was taken using the JEDEC standard High-K test PCB.

(2) Power rating is determined with ^a junction temperature of +125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below +125°C for best performance and long term reliability.

RECOMMENDED OPERATING CONDITIONS

www.ti.com ... SLOS363D–AUGUST 2002–REVISED MAY 2008

ORDERING INFORMATION(1)

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) The PowerPAD is electrically isolated from all other pins.

PIN ASSIGNMENTS

A. The devices with the power-down option default to the ON state if no signal is applied to the PD pin.

ELECTRICAL CHARACTERISTICS: $V_s = \pm 5$ **V**

 $V_S = ±5 V$, $R_F = R_G = 499 Ω$, $R_L = 800 Ω$, $G = +1$, and single-ended input, unless otherwise noted.

4 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS363D&partnum=THS4504) Feedback* Copyright © 2002–2008, Texas Instruments Incorporated

www.ti.com ... SLOS363D–AUGUST 2002–REVISED MAY 2008

ELECTRICAL CHARACTERISTICS: V^S ⁼ ±5 V (continued)

 $V_{\rm S}$ = ±5 V, R_F = R_G = 499 Ω, R_L = 800 Ω, G = +1, and single-ended input, unless otherwise noted.

ELECTRICAL CHARACTERISTICS: $V_s = 5 V$

 V_S = 5 V, R_F = R_G = 499 Ω, R_L = 800 Ω, G = +1, and single-ended input, unless otherwise noted.

www.ti.com ... SLOS363D–AUGUST 2002–REVISED MAY 2008

$\mathsf{BLECTRICAL}$ $\mathsf{CHARACTERISTICS: V_\mathsf{S}}$ = 5 V (continued)

 $V_{\rm S}$ = 5 V, R_F = R_G = 499 Ω, R_L = 800 Ω, G = +1, and single-ended input, unless otherwise noted.

TYPICAL CHARACTERISTICS

Table of Graphs (±5 V)

Table of Graphs (5 V)

10 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS363D&partnum=THS4504) Feedback* Copyright © 2002–2008, Texas Instruments Incorporated

www.ti.com ... SLOS363D–AUGUST 2002–REVISED MAY 2008

TYPICAL CHARACTERISTICS: ±5 V (continued)

TYPICAL CHARACTERISTICS: ±5 V (continued)

Texas **INSTRUMENTS**

www.ti.com ... SLOS363D–AUGUST 2002–REVISED MAY 2008

TYPICAL CHARACTERISTICS: ±5 V (continued)

Figure 34. Figure 35.

[THS4504](http://focus.ti.com/docs/prod/folders/print/ths4504.html) [THS4505](http://focus.ti.com/docs/prod/folders/print/ths4505.html)

SLOS363D–AUGUST 2002–REVISED MAY 2008 ... **www.ti.com**

TYPICAL CHARACTERISTICS: ±5 V (continued)

TYPICAL CHARACTERISTICS: 5 V

www.ti.com ... SLOS363D–AUGUST 2002–REVISED MAY 2008

TYPICAL CHARACTERISTICS: 5 V (continued)

Texas **INSTRUMENTS**

SLOS363D–AUGUST 2002–REVISED MAY 2008 ... **www.ti.com**

TYPICAL CHARACTERISTICS: 5 V (continued)

Texas **INSTRUMENTS**

www.ti.com ... SLOS363D–AUGUST 2002–REVISED MAY 2008

TYPICAL CHARACTERISTICS: 5 V (continued)

TYPICAL CHARACTERISTICS: 5 V (continued)

Figure 74.

Texas

INSTRUMENTS

APPLICATION INFORMATION

FULLY DIFFERENTIAL AMPLIFIERS

Differential signaling offers ^a number of performance advantages in high-speed analog signal processing systems, including immunity to external Fully differential amplifiers are typically packaged in common-mode noise, suppression of even-order eight-pin packages as shown in the diagram. The nonlinearities, and increased dynamic range. Fully device pins include two inputs (V_{IN+}, V_{IN-}) , two outputs differential amplifiers not only serve as the primary $(V_{\text{OUT-}}V_{\text{OUT-}})$, two power supplies $(V_{\text{S+}}$, $V_{\text{S-}})$, an means of providing gain to a differential signal chain, output common-mode control pin (V_{OCM}) , and an but also provide a monolithic solution for converting optional power-down pin (\overline{PD}) . but also provide a monolithic solution for converting single-ended signals into differential signals for easier, higher performance processing. The THS4500 family of amplifiers contains the flagship products in Texas Instruments' expanding line of high-performance fully differential amplifiers.
Information on fully differential amplifier Information on fully differential amplifier fundamentals, as well as implementation-specific information, is presented in the applications section of this data sheet to provide ^a better understanding of the operation of the THS4500 family of devices, and to simplify the design process for designs using these amplifiers.

The THS4504 and THS4505 are intended to be low-cost alternatives to the THS4500/1/2/3 devices. A standard configuration for the device is shown in From ^a topology standpoint, the THS4504/5 have the same architecture as the THS4500/1. Specifically, the input common-mode range is designed to include the negative power supply rail.

Applications Section

- •
- • Input Common-Mode Voltage Range and the THS4500 Family
- • Choosing the Proper Value for the Feedback and Gain Resistors
- •
- Key Design Considerations for Interfacing to an Analog-to-Digital Converter
- • Setting the Output Common-Mode Voltage With the V_{OCM} Input
-
- •
- •An Abbreviated Analysis of Noise in Fully
- Printed-Circuit Board Layout Techniques for Optimal Performance
- •
- •Recommendations
- • Evaluation Fixtures, Spice Models, and Applications Support

• Additional Reference Material

FULLY DIFFERENTIAL AMPLIFIER TERMINAL FUNCTIONS

Figure 75. Fully Differential Amplifier Pin Diagram

the figure. The functionality of ^a fully differential amplifier can be imagined as two inverting amplifiers that share ^a common noninverting terminal (though the voltage is not necessarily fixed). For more information on the basic theory of operation for fully differential amplifiers, refer to the Texas Instruments Fully Differential Amplifier Terminal Functions application note titled *Fully Differential Amplifiers* ([SLOA054\)](http://www-s.ti.com/sc/techlit/SLOA054).

INPUT COMMON-MODE VOLTAGE RANGE AND THE THS4500 FAMILY

 Application Circuits Using Fully Differential The key difference between the THS4500/1 and the Amplifiers **THS4502/3** is the input common-mode range for the four devices. The input common-mode range of the THS4504/5 is the same as the THS4500/1. The THS4502 and THS4503 have an input common-mode range that is centered around midrail, and the THS4500 and THS4501 have an input Saving Power with Power-Down Functionality common-mode range that is shifted to include the Linearity: Definitions, Terminology, Circuit negative power supply rail. Selection of one or the Techniques, and Design Tradeoffs determined by the nature of the application. other is determined by the nature of the application. Specifically, the THS4500 and THS4501 are Differential Amplifiers designed for use in single-supply applications where the input signal is ground-referenced, as depicted in [Figure](#page-19-0) 76. The THS4502 and THS4503 are designed for use in single-supply or split-supply applications Power Dissipation and Thermal Considerations

Where the input signal is centered between the

Power-Supply Decoupling Techniques and power-supply voltages as depicted in Figure 77. power-supply voltages, as depicted in [Figure](#page-19-0) 77.

Copyright © 2002–2008, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS363D&partnum=THS4504) Feedback* 19

Figure 76. Application Circuit for the THS4500 and THS4501, Featuring Single-Supply Operation with ^a Ground-Referenced Input Signal

Figure 77. Application Circuit for the THS4500 and THS4501, Featuring Split-Supply Operation with an Input Signal Referenced at the Midrail

Equation 1 to Equation 5 allow calculation of the required input common-mode range for ^a given set of **Figure 78. Diagram for Input Common-Mode** input conditions.

The equations allow calculation of the input commonmode range requirements given information about the input signal, the output voltage swing, the gain, and the output common-mode voltage. Calculating the maximum and minimum voltage required for V_N and V_P (the amplifier input nodes) determines whether or not the input common-mode range is violated or not. Four equations are required. Two calculate the output voltages and two calculate the node voltages at V_N and V_P (note that only one of these needs calculation, as the amplifier forces ^a virtual short between the two nodes).

$$
V_{\text{OUT-}} = \frac{V_{\text{IN+}}(1 - P) + V_{\text{IN-}}(1 - P) + Z V_{\text{OCMP}}}{2\beta}
$$
 (2)

$$
V_{N} = V_{IN-}(1 - \beta) + V_{OUT+} \beta
$$
 (3)

Where:

$$
\beta = \frac{R_{\text{G}}}{R_{\text{F}} + R_{\text{G}}}
$$
\n(4)

$$
V_{P} = V_{IN+}(1 - \beta) + V_{OUT-}\beta
$$
 (5)

NOTE:

The equations denote the *device* inputs as V_N and V_P, and the *circuit* inputs as V_{IN+} and V_{IN-} .

Range Equations

Table 1 and [Table](#page-20-0) 2 show the input common-mode range requirements for two different input scenarios, an input referenced around the negative rail and an input referenced around midrail. The tables highlight the differing requirements on input common-mode range, and illustrate reasoning for choosing either the THS4500/1 or the THS4502/3. For signals referenced around the negative power supply, the THS4500/1 should be chosen since its input common-mode range includes the negative supply rail. For all other situations, the THS4502/3 offers slightly improved distortion and noise performance for applications with input signals centered between the power-supply rails.

Gain (V/V)	V_{IN+} (V)	V_{IN} (V)	V_{IN} (V_{PP})	$V_{OCM} (V)$	V_{OD} (V_{PP})	V_{NMIN} (V)	V_{NMAX} (V)
	-2.0 to 2.0		4	2.5		0.75	1.75
	-1.0 to 1.0			2.5		0.5	1.167
4	-0.5 to 0.5			2.5		0.3	0.7
8	-0.25 to 0.25		0.5	2.5		0.167	0.389

Table 1. Negative-Rail Referenced

20 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS363D&partnum=THS4504) Feedback* Copyright © 2002–2008, Texas Instruments Incorporated

CHOOSING THE PROPER VALUE FOR THE

The selection of feedback and gain resistors impacts circuit performance in ^a number of ways. The values in this section provide the optimum high-frequency performance (lowest distortion, flat frequency response). Since the THS4500 family of amplifiers is developed with ^a voltage-feedback architecture, the choice of resistor values does not have a dominant Fully differential amplifiers provide designers with a effect on bandwidth, unlike a current-feedback areat deal of flexibility in a wide variety of amplifier. However, resistor choices do have second-order effects. For optimal performance, the second-order effects. For optimal performance, the some common circuit configurations and gives some following feedback resistor values are recommended. design quidelines. Designing the interface to an ADC. following feedback resistor values are recommended. design guidelines. Designing the interface to an ADC,
In higher gain configurations (gain greater than two), driving lines differentially, and filtering with fully In higher gain configurations (gain greater than two), driving lines differentially, and filtering with fully the feedback resistor values have much less effect on differential amplifiers are a few of the circuits that are the high-frequency performance. Example feedback covered. and gain resistor values are given in the section on basic design considerations (Table 3).

Amplifier loading, noise, and the flatness of the frequency response are three design parameters that should be considered when selecting feedback resistors. Larger resistor values contribute more noise and can induce peaking in the ac response in low gain configurations, and smaller resistor values can load the amplifier more heavily, resulting in ^a reduction in distortion performance. In addition, feedback resistor values, coupled with gain

requirements, determine the value of the gain **FEEDBACK AND GAIN RESISTORS** resistors, directly impacting the input impedance of the entire circuit. While there are no strict rules about resistor selection, these trends can provide qualitative design guidance.

APPLICATION CIRCUITS USING FULLY DIFFERENTIAL AMPLIFIERS

great deal of flexibility in a wide variety of
applications. This section provides an overview of differential amplifiers are a few of the circuits that are

Texas **INSTRUMENTS**

SLOS363D–AUGUST 2002–REVISED MAY 2008 ... **www.ti.com**

BASIC DESIGN CONSIDERATIONS

The circuits in [Figure](#page-19-0) 76 through [Figure](#page-19-0) 78 are used to highlight basic design considerations for fully differential amplifier circuit designs.

Equations for calculating fully differential amplifier products as well.

$$
R_{T} = \frac{1}{\frac{1}{R_{S}} - \frac{1 - \frac{1}{2(1 + K)}}{R_{S}}} \qquad K = \frac{R2}{R1} \qquad R2 = R4
$$

$$
R3 = R1 - (R_{S} || R_{T})
$$

$$
^{(6)}
$$

$$
\beta_1 = \frac{R1}{R1 + R2} \qquad \beta_2 = \frac{R3 + R_T || R_S}{R3 + R_T || R_S + R4} \tag{7}
$$

$$
\frac{V_{OD}}{V_{S}} = 2\left[\frac{1-\beta_{2}}{\beta_{1}+\beta_{2}}\right]\left(\frac{R_{T}}{R_{T}+R_{S}}\right)
$$
\n
$$
\frac{V_{OD}}{V_{OD}} = 2\left(\frac{1-\beta_{2}}{\beta_{1}+\beta_{2}}\right)
$$
\n(8)

$$
\overline{V_{\text{IN}}} = 2\left[\overline{\beta_1 + \beta_2}\right] \tag{9}
$$

For more detailed information about balance in fully amplifier's linearity. differential amplifiers, see the *Fully Differential* • Comprehend the V_{OCM} input drive requirements.
Amplifiers, referenced at the end of this data sheet. Determine if the ADC voltage reference can *Amplifiers*, referenced at the end of this data sheet.

INTERFACING TO AN ANALOG-TO-DIGITAL CONVERTER needed.

The THS4500 family of amplifiers are designed specifically to interface to today's
highest-performance analog-to-digital converters. analog-to-digital converters. This section highlights the key concerns when interfacing to an ADC and provides example ADC/fully differential amplifier interface circuits.

analog-to-digital converter:

- •Terminate the input source properly. In high-frequency receiver chains, the source best operation. feeding the fully differential amplifier requires a specific load impedance (for example, 50 Ω).
- •
- traces and components. Poor power-supply performance. Since the outputs are differential,
- • Use separate analog and digital power supplies and grounds. Noise (bounce) in the power supplies (created by digital switching currents) can couple directly into the signal path, and power-supply noise can create higher distortion
- resistor values in order to obtain balanced operation \bullet Use care when filtering. While an RC low-pass in the presence of a 50- Ω source impedance are filter may be desirable on the output of the in the presence of a 50-Ω source impedance are filter may be desirable on the output of the given in Equation 6 through Equation 9. amplifier to filter broadband noise, the excess loading can negatively impact the amplifier linearity. Filtering in the feedback path does not have this effect.
	- • AC-coupling allows easier circuit design. If dc-coupling is required, be aware of the excess power dissipation that can occur due to level-shifting the output through the output common-mode voltage control.
	- • Do not terminate the output unless required. Many open-loop, class-A amplifiers require 50-Ω termination for proper operation, but closed-loop fully differential amplifiers drive ^a specific output voltage regardless of the load impedance present. Terminating the output of ^a fully differential amplifier with ^a heavy load adversely effects the
	- provide the required amount of current to move V_{OCM} to the desired value. A buffer may be
	- •Decouple the V_{OCM} pin to eliminate the antenna effect. V_{OCM} is a high-impedance node that can act as an antenna. A large decoupling capacitor on this node eliminates this problem.
- • Be cognizant of the input common-mode range. If the input signal is referenced around the negative power supply rail (e.g., around ground on ^a single Key design concerns when interfacing to an $\frac{1}{5}$ V supply), then the THS4500/1 accommodates the input signal. If the input signal is referenced around midrail, choose the THS4502/3 for the
	- Packaging makes ^a difference at higher frequencies. If possible, choose the smaller, Design ^a symmetric printed-circuit board (PCB) thermally-enhanced MSOP package for the best layout. Even-order distortion products are heavily performance. As ^a rule, lower junction influenced by layout, and careful attention to ^a temperatures provide better performance. If symmetric layout will minimize these distortion possible, use ^a thermally-enhanced package, products. even if the power dissipation is relatively small Minimize inductance in power-supply decoupling compared to the maximum power dissipation rating to achieve the best results.
	- decoupling can have a dramatic effect on circuit
performance. Since the outputs are differential, seen by the fully differential amplifier when differential currents exist in the power-supply pins. performing system-level intercept point Thus, decoupling capacitors should be placed in ^a calculations. Lighter loads (such as those manner that minimizes the impedance of the presented by an ADC) allow smaller intercept current loop. points to support the same level of intermodulation distortion performance.

EXAMPLE ANALOG-TO-DIGITAL

The THS4500 family of devices is designed to drive high-performance ADCs with extremely high linearity, allowing for the maximum effective number of bits at the output of the data converter. Two representative circuits shown below highlight single-supply operation and split supply operation. Specific feedback resistor, gain resistor, and feedback capacitor values are not specified, as their values depend on the frequency of interest. Information on calculating these values can be found in the applications material above.

Figure 80. Using the THS4501 with the ADS5421

FULLY DIFFERENTIAL LINE DRIVERS

The THS4500 family of amplifiers can be used as high-frequency, high-swing differential line drivers. Their high power supply voltage rating (16.5 V absolute maximum) allows operation on ^a single 12-V or ^a single 15-V supply. The high supply voltage, coupled with the ability to provide differential outputs enables the ability to drive 26 V_{PP} into reasonably heavy loads (250 Ω or greater). The circuit in

www.ti.com ... SLOS363D–AUGUST 2002–REVISED MAY 2008

Figure 81 illustrates the THS4500 family of devices **CONVERTER DRIVER CIRCUITS** used as high speed line drivers. For line driver applications, close attention must be paid to thermal design constraints due to the typically high level of power dissipation.

Figure 81. Fully Differential Line Driver with High Output Swing

FILTERING WITH FULLY DIFFERENTIAL AMPLIFIERS

Similar to their single-ended counterparts, fully differential amplifiers have the ability to couple filtering functionality with voltage gain. Numerous filter topologies can be based on fully differential amplifiers. Several of these are outlined in *A* **Figure 79. Using the THS4503 with the ADS5410** *Differential Circuit Collection* ([SLOA064](http://www-s.ti.com/sc/techlit/SLOA064)), referenced at the end of this data sheet. The circuit in Figure 82 depicts ^a simple two-pole low-pass filter applicable to many different types of systems. The first pole is set by the resistors and capacitors in the feedback paths, and the second pole is set by the isolation resistors and the capacitor across the outputs of the isolation resistors.

Figure 82. A Two-Pole, Low-Pass Filter Design Using ^a Fully Differential Amplifier with Poles Located at P1 ⁼ (2×**RFCF) –1 in Hz and –1 in Hz**

Often times, filters like these are used to eliminate for the sole purpose of filtering any high frequency broadband noise and out-of-band distortion products noise that could couple into the signal path through in signal acquisition systems. It should be noted that the V_{OCM} circuitry. A 0.1- μ F or 1- μ F capacitance is a the increased load placed on the output of the reasonable value for eliminating ^a great deal of amplifier by the second low-pass filter has ^a broadband interference, but additional, tuned detrimental effect on the distortion performance. The decoupling capacitors should be considered if ^a preferred method of filtering is using the feedback specific source of electromagnetic or radio frequency network, as the typically smaller capacitances interference is present elsewhere in the system. required at these points in the circuit do not load the Information on the ac performance (bandwidth, slew

SETTING THE OUTPUT COMMON-MODE VOLTAGE WITH THE VOCM INPUT

The output common-mode voltage pin provides a increased power dissipation exists. While this does critical function to the fully differential amplifier; it and the pose a performance problem for the amplifier, it critical function to the fully differential amplifier; it not pose ^a performance problem for the amplifier, it accepts an input voltage and reproduces that input can cause additional power dissipation of which the
voltage as the output common-mode voltage. In other system designer should be aware. The circuit shown voltage as the output common-mode voltage. In other system designer should be aware. The circuit shown
words, the V_{OCM} input provides the ability to level-shift in Figure 84 demonstrates an example of this words, the V_{OCM} input provides the ability to level-shift $\;$ in Figure 84 demonstrates an example of this the outputs to any voltage inside the output voltage phenomenon. For ^a device operating on ^a single 5-V swing of the amplifier. The supply with an input signal referenced around ground

A description of the input circuitry of the V_{OCM} pin is shown below to facilitate an easier understanding of the V_{OCM} interface requirements. The V_{OCM} pin has two 50-kΩ resistors between the power supply rails to set the default output common-mode voltage to midrail. A voltage applied to the V_{OCM} pin alters the output common-mode voltage as long as the source has the ability to provide enough current to overdrive the two 50-kΩ resistors. This phenomenon is depicted in the V_{OCM} equivalent circuit diagram. Current drive is especially important when using the reference voltage of an analog-to-digital converter to drive V_{OCM} . Output current drive capabilities differ from part to part, so ^a voltage buffer may be necessary in some applications.

By design, the input signal applied to the V_{OCM} pin propagates to the outputs as ^a common-mode signal. As shown in the equivalent circuit diagram, the V_{OCM} input has ^a high impedance associated with it, dictated by the two 50-kΩ resistors. While the high impedance allows for relaxed drive requirements, it also allows the pin and any associated printed-circuit board traces to act as an antenna. For this reason, ^a decoupling capacitor is recommended on this node

amplifier nearly as heavily in the pass-band. The value of the V_{OCM} circuitry is included in the specification table and graph section.

> Since the V_{OCM} pin provides the ability to set an output common-mode voltage, the ability for
increased power dissipation exists. While this does and an output common-mode voltage of 2.5 V, ^a dc potential exists between the outputs and the inputs of the device. The amplifier sources current into the feedback network in order to provide the circuit with the proper operating point. While there are no serious effects on the circuit performance, the extra power dissipation may need to be included in the system power budget.

Figure 84. Depiction of DC Power Dissipation Figure 83. Equivalent Input Circuit for ^VOCM Caused by Output Level-Shifting in ^a DC-Coupled Circuit

SAVING POWER WITH POWER-DOWN

The THS4500 family of fully differential amplifiers contains devices that come with and without the power-down option. Even-numbered devices have power-down capability, which is described in detail here. Intercept points are specifications that have long

The power-down pin of the amplifiers defaults to the positive supply voltage in the absence of an applied voltage (i.e. an internal pullup resistor is present), putting the amplifier in the *power-on* mode of operation. To turn off the amplifier in an effort to conserve power, the power-down pin can be driven towards the negative rail. The threshold voltages for power-on and power-down are relative to the supply rails and given in the specification tables. Above the *enable threshold voltage*, the device is on. Below the *disable threshold voltage*, the device is off. Behavior in between these threshold voltages is not specified.

Note that this power-down functionality is just that; the amplifier consumes less power in power-down mode. The power-down mode is not intended to provide ^a high-impedance output. In other words, the power-down functionality is not intended to allow use as ^a 3-state bus driver. When in power-down mode, the impedance looking back into the output of the amplifier is dominated by the feedback and gain setting resistors.

The time delays associated with turning the device on and off are specified as the time it takes for the amplifier to reach 50% of the nominal quiescent current. The time delays are on the order of microseconds because the amplifier moves in and out of the linear mode of operation in these transitions.

LINEARITY: DEFINITIONS, TERMINOLOGY, CIRCUIT TECHNIQUES, AND DESIGN TRADEOFFS

The THS4500 family of devices features **Products** unprecedented distortion performance for monolithic fully differential amplifiers. This section focuses on the fundamentals of distortion, circuit techniques for reducing nonlinearity, and methods for equating distortion of fully differential amplifiers to desired linearity specifications in RF receiver chains.

www.ti.com ... SLOS363D–AUGUST 2002–REVISED MAY 2008

Amplifiers are generally thought of as *linear* devices. **FUNCTIONALITY** In other words, the output of an amplifier is a linearly scaled version of the input signal applied to it. In reality, however, amplifier transfer functions are nonlinear. Minimizing amplifier nonlinearity is ^a primary design goal in many applications.

> been used as key design criteria in the RF communications world as a metric for the intermodulation distortion performance of ^a device in the signal chain (for example, amplifiers, mixers, etc.). Use of the intercept point, rather than strictly the intermodulation distortion, allows for simpler system-level calculations. Intercept points, like noise figures, can be easily cascaded back and forth through ^a signal chain to determine the overall receiver chain intermodulation distortion performance. The relationship between intermodulation distortion and intercept point is depicted in Figure 85 and [Figure](#page-25-0) 86.

Figure 85. 2-Tone and 3rd-Order Intermodulation

Due to the intercept point's ease of use in system level calculations for receiver chains, it has become the specification of choice for guiding distortion-related design decisions. Traditionally, these systems use primarily class-A, single-ended RF amplifiers as gain blocks. These RF amplifiers are typically designed to operate in a $50-\Omega$ environment, just like the rest of the receiver chain. Since intercept points are given in dBm, this implies an associated impedance (50 Ω).

[THS4504](http://focus.ti.com/docs/prod/folders/print/ths4504.html) [THS4505](http://focus.ti.com/docs/prod/folders/print/ths4505.html)

Figure 86. Graphical Representation of 2-Tone and 3rd-Order Intercept Point

However, with a fully differential amplifier, the output does not require termination as an RF amplifier would. Because closed-loop amplifiers deliver signals to their outputs regardless of the impedance present, it is important to comprehend this when evaluating the intercept point of ^a fully differential amplifier. The THS4500 series of devices yields optimum distortion performance when loaded with 200 $Ω$ to 1 k $Ω$, very similar to the input impedance of an analog-to-digital converter over its input frequency band. As ^a result, terminating the input of the ADC to 50 Ω can actually be detrimental to system performance.

This discontinuity between open-loop, class-A amplifiers and closed-loop, class-AB amplifiers becomes apparent when comparing the intercept points of the two types of devices. Equation 10 gives the definition of an intercept point, relative to the intermodulation distortion.

OIP₃ = P_o +
$$
\left(\frac{|\text{IMD}_3|}{2}\right)
$$

P_o = 10 log $\left(\frac{V_{\text{Pdiff}}^2}{2R_L \times 0.001}\right)$ (11)

NOTE: P_0 is the output power of a single tone, R_L is assumes that the voltage source is properly the differential load resistance, and $V_{P(diff)}$ is the differential peak voltage for a single tone.

As can be seen in the equation, when ^a higher impedance is used, the same level of intermodulation distortion performance results in ^a lower intercept point. Therefore, it is important to comprehend the impedance seen by the output of the fully differential amplifier when selecting ^a minimum intercept point. The graphic below shows the relationship between the strict definition of an intercept point with ^a normalized, or equivalent, intercept point for the THS4504.

does not require termination as an RF amplifier **Figure 87. Equivalent 3rd-Order Intercept Point for**

Comparing specifications between different device types becomes easier when ^a common impedance level is assumed. For this reason, the intercept points on the THS4500 family of devices are reported normalized to a 50- $Ω$ load impedance.

AN ANALYSIS OF NOISE IN FULLY DIFFERENTIAL AMPLIFIERS

Noise analysis in fully differential amplifiers is analogous to noise analysis in single-ended amplifiers. The same concepts apply. Below, ^a generic circuit diagram consisting of ^a voltage source, ^a termination resistor, two gain setting resistors, two feedback resistors, and ^a fully differential amplifier is shown, including all the relevant noise sources. From this circuit, the noise factor (F) and noise figure (NF) are calculated. The figures indicate the appropriate scaling factor for each of the noise sources in two different cases. The first case includes the termination resistor, and the second, simplified case terminated by the gain-setting resistors. With these scaling factors, the amplifier's input noise power (N_A) can be calculated by summing each individual noise source with its scaling factor. The noise delivered to the amplifier by the source $(N₁)$ and input noise power are used to calculate the noise factor and noise figure as shown in [Equation](#page-26-0) 23 through [Equation](#page-26-0) 27.

Scaling Factors for Individual Noise Sources Assuming ^a Finite Value Termination Resistor

$$
(e_{ni})^{2} \qquad \left(\frac{R_{G}}{R_{F}} + \frac{R_{G}}{R_{G} + \frac{R_{S}R_{T}}{2(R_{S} + R_{T})}}\right)^{2}
$$

$$
(i_{ni})^2
$$
 R_G²
\n $(i_{ji})^2$ R_G² (13)

$$
4kTR_{F} \quad \left(\begin{array}{c} \frac{2R_{S}R_{G}}{R_{S} + 2R_{G}} \\ \hline R_{T} + \frac{2R_{S}R_{G}}{R_{S} + 2R_{G}} \end{array}\right)^{2}
$$
\n(15)

$$
4kTR_F \qquad 2 \times \left(\frac{R_G}{R_F}\right)^2 \tag{16}
$$

4kTR_G
$$
2 \times \left(\frac{R_{G}}{R_{G} + \frac{R_{S}R_{T}}{2(R_{S} + R_{T})}} \right)^{2}
$$
 (17)

www.ti.com ... SLOS363D–AUGUST 2002–REVISED MAY 2008

[THS4504](http://focus.ti.com/docs/prod/folders/print/ths4504.html) [THS4505](http://focus.ti.com/docs/prod/folders/print/ths4505.html)

(22)

Scaling Factors for Individual Noise Sources Assuming No Termination Resistance is Used (for example, R^T is open)

$$
\left(e_{ni}\right)^{2} \qquad \left(\frac{R_{G}}{R_{F}} + \frac{R_{G}}{R_{G} + \frac{R_{S}}{2}}\right)^{2}
$$
\n
$$
\left(\frac{R_{G}}{R_{F}}\right)^{2} \qquad (18)
$$

$$
\left(\mathbf{i}_{\rm ni}\right)^2 \qquad \mathbf{R}_{\rm G}^{\ 2} \tag{19}
$$
\n
$$
\left(\mathbf{i}_{\rm ii}\right)^2 \qquad \mathbf{R}_{\rm G}^{\ 2} \tag{20}
$$

$$
4kTR_F \t 2 \times \left(\frac{R_{\rm G}}{R_F}\right)^2 \t (21)
$$

$$
4kTRG \t 2 \times \left(\frac{R_{G}}{R_{G} + \frac{R_{S}}{2}}\right)^{2}
$$

Input Noise With a Termination Resistor:

$$
N_{i} = 4kTR_{s} \left(\frac{\frac{2R_{T}R_{G}}{R_{T} + 2R_{G}}}{R_{s} + \frac{2R_{T}R_{G}}{R_{T} + 2R_{G}}} \right)^{2}
$$
\n(23)

Input Noise Assuming No Termination Resistor:

$$
N_i = 4kTR_s \left(\frac{2R_G}{R_s + 2R_G}\right)^2
$$
\n(24)

(i)ii **Noise Factor and Noise Figure Calculations**

$$
N_A = \Sigma \text{ (Noise Source} \times \text{Scale Factor)} \tag{25}
$$

$$
F = 1 + \frac{N_1}{N_1} \tag{26}
$$

$$
NF = 10 \log (F) \tag{27}
$$

(12)

PC BOARD LAYOUT TECHNIQUES FOR

Achieving optimum performance with ^a high frequency amplifier-like devices in the THS4500 family requires careful attention to board layout parasitic and external component types.

- •To reduce unwanted capacitance, a window pins. Otherwise, ground and power planes should capacitive loads (capacitive loads in the unbroken elsewhere on the board.
- • Minimize the distance (< 0.25") from the power-supply pins to high-frequency 0.1-uF decoupling capacitors. At the device pins, the ground and power-plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections should always be decoupled with these capacitors. Larger $(6.8 \,\mu\text{F}$ or more) tantalum decoupling same area of the PC board. The primary goal is to
- • Careful selection and placement of external components preserve the high frequency performance of the THS4500 family. Resistors Surface-mount resistors work best and allow a close as possible to the inverting input pins and parasitic capacitance shunting the external

add ^a pole and/or ^a zero below 400 MHz that can **OPTIMAL PERFORMANCE Example 20 and 20** low as possible, consistent with load driving considerations.

- • Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines. For short Recommendations that optimize performance include: connections, consider the trace and the input to Minimize parasitic capacitance to any ac ground the next device as a lumped capacitive load.

for all of the signal I/O pins. Parasitic capacitance Relatively wide traces (50 mils to 100 mils) should for all of the signal I/O pins. Parasitic capacitance Relatively wide traces (50 mils to 100 mils) should
on the output and input pins can cause instability. be used, preferably with ground and power planes on the output and input pins can cause instability. be used, preferably with ground and power planes
To reduce unwanted capacitance, a window opened up around them. Estimate the total around the signal I/O pins should be opened in all and capacitive load and determine if isolation resistors
of the ground and power planes around those and the outputs are necessary. Low parasitic of the ground and power planes around those on the outputs are necessary. Low parasitic
pins Otherwise ground and power planes should capacitive loads (< 4 pF) may not need an R_S THS4500 family is nominally compensated to operate with ^a 2-pF parasitic load. Higher parasitic capacitive loads without an R_S are allowed as the signal gain increases (increasing the unloaded phase margin). If ^a long trace is required, and the 6-dB signal loss intrinsic to ^a doubly-terminated transmission line is acceptable, implement ^a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques).
	- capacitors, effective at lower frequency, should \bullet A 50-Ω environment is normally not necessary
also be used on the main supply pins. These may approportional and in fact, a higher impedance also be used on the main supply pins. These may an onboard, and in fact, a higher impedance
be placed somewhat farther from the device and a environment improves distortion as shown in the be placed somewhat farther from the device and environment improves distortion as shown in the
may be shared among several devices in the distortion versus load plots. With a characteristic may be shared among several devices in the distortion versus load plots. With a characteristic
same area of the PC board. The primary goal is to board trace impedance defined based on board minimize the impedance seen in the material and trace dimensions, ^a matching series differential-current return paths. resistor into the trace from the output of the THS4500 family is used as well as ^a terminating shunt resistor at the input of the destination device.
	- should be a very low reactance type. Remember also that the terminating impedance is
Surface-mount resistors work best and allow a the parallel combination of the shunt resistor and tighter overall layout. Metal-film and carbon the input impedance of the destination device: this
composition, axially-leaded resistors can also total effective impedance should be set to match composition, axially-leaded resistors can also total effective impedance should be set to match

	provide good high frequency performance. Again. The trace impedance. If the 6-dB attenuation of a provide good high frequency performance. Again, _______the trace impedance. If the 6-dB attenuation of a
keep their leads and PC board trace length as _______doubly __terminated ___transmission ___line ___is keep their leads and PC board trace length as and doubly terminated transmission aline is
short as possible. Never use wirewound type a unacceptable, a long trace can be short as possible. Never use wirewound type and unacceptable, a long trace can be
resistors in a high-frequency application. Since the series-terminated at the source end only. Treat resistors in a high-frequency application. Since the series-terminated at the source end only. Treat
output pin and inverting input pins are the most state the trace as a capacitive load in this case. This output pin and inverting input pins are the most and the trace as a capacitive load in this case. This case this
sensitive to parasitic capacitance, always position and does not preserve signal integrity as well as a sensitive to parasitic capacitance, always position and does not preserve signal integrity as well as a
the feedback and series output resistors, if any, as a doubly-terminated line. If the input impedance of the feedback and series output resistors, if any, as doubly-terminated line. If the input impedance of close as
close as possible to the inverting input pins and the destination device is low, there is some signal output pins. Other network components, such as attenuation due to the voltage divider formed by input termination resistors, should be placed close the series output into the terminating impedance.
	- to the gain-setting resistors. Even with ^a low Socketing ^a high speed part like the THS4500 family is not recommended. The additional lead resistors, excessively high resistor values can length and pin-to-pin capacitance introduced by
create significant time constants that can degrade letter socket can create an extremely troublesome create significant time constants that can degrade the socket can create an extremely troublesome
performance. Good axial metal-film or the parasitic network which can make it almost performance. Good axial metal-film or parasitic network which can make it almost surface-mount resistors have approximately impossible to achieve a smooth, stable frequency
0.2 pF in shunt with the resistor. For resistor in the response Best results are obtained by soldering response. Best results are obtained by soldering. values > 2.0 kΩ, this parasitic capacitance can the THS4500 family parts directly onto the board.

www.ti.com ... SLOS363D–AUGUST 2002–REVISED MAY 2008

thermally-enhanced PowerPAD family of packages. These packages are constructed using ^a downset leadframe upon which the die is mounted [see 2. Place five holes in the area of the thermal pad.
Figure 89(a) and Figure 89(b)]. This arrangement These holes should be 13 mils in diameter. Keep Figure $89(a)$ and Figure $89(b)$]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see boles is not a problem during reflow. Figure 89(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing ^a good thermal path away from the thermal pad.

and thermal management in one manufacturing and directly under the thermal pad. They can be
operation During the surface-mount solder operation and larger because they are not in the thermal pad operation. During the surface-mount solder operation larger because they are not in the thermal pad
(when the leads are being soldered), the thermal pad area to be soldered so that wicking is not a (when the leads are being soldered), the thermal pad area to ϵ area to can also be soldered to a conner area underneath the problem. can also be soldered to a copper area underneath the **problem**. package. Through the use of thermal paths within this 4. Connect all holes to the internal ground plane. copper area, heat can be conducted away from the package into either ^a ground plane or other heat dissipating device.

in combining the small area and ease of assembly of useful for slowing the heat transfer during surface mount with the, heretofore, awkward soldering operations. This makes the soldering of surface mount with the, heretofore, awkward mechanical methods of heatsinking. vias that have plane connections easier. In this mechanical methods of heatsinking.

Figure 89. Views of Thermally Enhanced Package

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.

Figure 90. View of Thermally Enhanced Package

PowerPAD DESIGN CONSIDERATIONS PowerPAD PCB LAYOUT CONSIDERATIONS

- The THS4500 family is available in a 1. Prepare the PCB with a top side etch pattern as
thermally-enhanced PowerPAD family of packages shown in Figure 90. There should be etch for the leads as well as etch for the thermal pad.
	- them small so that solder wicking through the
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the THS4500 family IC. These additional vias The PowerPAD package allows for both assembly and the larger than the 13-mil diameter vias
and thermal management in one manufacturing and directly under the thermal pad. They can be
	-
- 5. When connecting these holes to the ground plane, **do not** use the typical web or spoke via connection methodology. Web connections have The PowerPAD package represents a breakthrough a high thermal resistance connection that is
in combining the small area and ease of assembly of useful for slowing the heat transfer during application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS4500 family PowerPAD package should make their connection to the internal ground plane with ^a complete connection around the entire circumference of the plated-through hole.
	- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
	- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
	- 8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in ^a part that is properly installed.

Copyright © 2002–2008, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS363D&partnum=THS4504) Feedback* 29

POWER DISSIPATION AND THERMAL CONSIDERATIONS

The THS4500 family of devices does not incorporate automatic thermal shutoff protection, so the designer must take care to ensure that the design does not violate the absolute maximum junction temperature of the device. Failure may result if the absolute maximum junction temperature of +150°C is exceeded. For best performance, design for ^a maximum junction temperature of +125°C. Between +125°C and +150°C, damage does not occur, but the performance of the amplifier begins to degrade.

The thermal characteristics of the device are dictated by the package and the PC board. Maximum power dissipation for ^a given package can be calculated using the following formula.

$$
P_{\text{Dmax}} = \frac{T_{\text{max}} - T_A}{\theta_{JA}}
$$
 (28)

Where:

amplifier (W).

 T_A is the ambient temperature (°C).

 $θ_{JA} = θ_{JC} + θ_{CA}$

 θ_{JC} is the thermal coefficient from the silicon junctions to the case (°C/W).

 θ_{CA} is the thermal coefficient from the case to ambient air $(^{\circ}C/w)$.

For systems where heat dissipation is more critical, the THS4500 family of devices is offered in an MSOP-8 with PowerPAD. The thermal coefficient for the MSOP PowerPAD package is substantially of the capacitance, but 10 Ω to 25 Ω is a good place increased over the traditional SOIC. Maximum power
dissipation levels are depicted in the graph for the dissipation levels are depicted in the graph for the resistors decrease the amount of peaking in the two packages. The data for the DGN package regiuency response induced by the capacitive load two packages. The data for the DGN package frequency response induced by the capacitive load,
assumes a board layout that follows the PowerPAD but this comes at the expense of larger voltage drop assumes a board layout that follows the PowerPAD but this comes at the expense of larger voltage drop
layout quidelines referenced above and detailed in across the resistors increasing the output swing the PowerPAD application notes in the *Additional Reference Material*section at the end of the data sheet.

2 1.5 1 0 −40 −20 0 20 − Maximum Power Dissipation − W 2.5 3 3.5 40 60 80 TA − Ambient Temperature − °**C** P_D - Maximum Power Dissipation - W **8-Pin DGN Package** θ**JA = 170**°**C/W for 8-Pin SOIC (D)** θ**JA = 58.4**°**C/W for 8-Pin MSOP (DGN)** Τ**J = 150**°**C, No Airflow 0.5 8-Pin D Package**

Figure 91. Maximum Power Dissipation vs Ambient Temperature

When determining whether or not the device satisfies P_{Dmax} is the maximum power dissipation in the the maximum power dissipation requirement, it is important to not only consider quiescent power T_{MAX} is the absolute maximum junction dissipation, but also dynamic power dissipation. Often temperature (°C). the signal times, this is difficult to quantify because the signal pattern is inconsistent, but an estimate of the RMS power dissipation can provide visibility into ^a possible problem.

DRIVING CAPACITIVE LOADS

High-speed amplifiers are typically not well-suited for driving large capacitive loads. If necessary, however, the load capacitance should be isolated by two isolation resistors in series with the output. The requisite isolation resistor size depends on the value to begin the optimization process. Larger isolation across the resistors, increasing the output swing requirements of the system.

Figure 92. Use of Isolation Resistors with ^a Capacitive Load

www.ti.com ... SLOS363D–AUGUST 2002–REVISED MAY 2008

POWER-SUPPLY DECOUPLING TECHNIQUES AND RECOMMENDATIONS

Power-supply decoupling is ^a critical aspect of any high-performance amplifier design process. Careful decoupling provides higher quality ac performance (most notably improved distortion performance). The following guidelines ensure the highest level of performance.

- 1. Place decoupling capacitors as close to the power-supply inputs as possible, with the goal of minimizing the inductance of the path from ground to the power supply.
- 2. Placement priority should be as follows: smaller capacitors should be closer to the device.
- 3. Use of solid power and ground planes is recommended to reduce the inductance along power-supply return current paths.
- decoupling include 10-µ^F and 0.1-µ^F capacitors **Power-Down Circuitry not Shown** for each supply. A 1000-pF capacitor can be used across the supplies as well for extremely
high-frequency return currents, but often is not
spice is often useful when analyzing the required.

EVALUATION FIXTURES, SPICE MODELS,

Texas Instruments is committed to providing its customers with the highest quality of applications support. To support this goal, an evaluation board has been developed for the THS4500 family of fully differential amplifiers. The evaluation board can be obtained by ordering through the Texas Instruments web site, www.ti.com, or through your local Texas Instruments sales representative. The schematic for the evaluation board is shown in Figure 93 with default component values. Unpopulated footprints are shown to provide insight into design flexibility.

Figure 93. Simplified Schematic of the Evaluation 4. Recommended values for power supply **Board. Power-Supply Decoupling, V_{oCM}, and**
decoupling include 10-uF and 0.1-uF capacitors **Power-Down Circuitry not Shown**

SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for video and RF amplifier circuits where parasitic capacitance and inductance can have **A** major effect on circuit performance. A SPICE model for the THS4500 family of devices is available through the Texas Instruments web site (www.ti.com). The Product Information Center (PIC) is available for design assistance and detailed product information. These models do ^a good job of predicting small-signal ac and transient performance under ^a wide variety of operating conditions. They are not intended to model the distortion characteristics of the amplifier, nor do they attempt to distinguish between the package types in their small-signal ac performance. Detailed information about what is and is not modeled is contained in the model file itself.

ADDITIONAL REFERENCE MATERIAL

- •*PowerPAD Made Easy*, application brief, ([SLMA004](http://www-s.ti.com/sc/techlit/SLMA004)).
- •*PowerPAD Thermally-Enhanced Package*, technical brief, ([SLMA002](http://www-s.ti.com/sc/techlit/SLMA002)).
- •Karki, James. *Fully Differential Amplifiers.*application report, ([SLOA054D](http://www-s.ti.com/sc/techlit/SLOA054)).
- • Karki, James. *Fully Differential Amplifiers Applications: Line Termination, Driving High-Speed ADCs, and Differential Transmission Lines*. Texas Instruments Analog Applications Journal, February 2001.
- Carter, Bruce. *A Differential Op-Amp Circuit Collection.* application report, ([SLOA064](http://www-s.ti.com/sc/techlit/SLOA064)).
- •Carter, Bruce. *Differential Op-Amp Single-Supply Design Technique*, application report, ([SLOA072](http://www-s.ti.com/sc/techlit/SLOA072)).
- • Karki, James. *Designing for Low Distortion with High-Speed Op Amps*. Texas Instruments Analog Applications Journal, July 2001.

Revision History

Changes from Revision C (March 2004) to Revision D **Changes 1999** 2014 12:30 2014

32 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLOS363D&partnum=THS4504) Feedback* Copyright © 2002–2008, Texas Instruments Incorporated

INSTRUMENTS

Texas

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS TRUMENTS www.ti.com 30-Apr-2008

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

DGN (S-PDSO-G8)

PowerPAD[™] PLASTIC SMALL-OUTLINE PACKAGE

NOTES: A All linear dimensions are in millimeters.

- This drawing is subject to change without notice. В.
- $C.$ Body dimensions do not include mold flash or protrusion.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.

THERMAL PAD MECHANICAL DATA

DGN (S-PDSO-G8)

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DGN (R-PDSO-G8) PowerPAD™

NOTES:

- All linear dimensions are in millimeters. A. This drawing is subject to change without notice. $B₁$
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE

NOTES: A. All linear dimensions are in millimeters.

This drawing is subject to change without notice. **B.**

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

 $D (R-PDSO-G8)$

PLASTIC SMALL-OUTLINE PACKAGE

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

6 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

 $\hat{\mathbb{D}}$ Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AA.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute ^a license from TI to use such products or services or ^a warranty or endorsement thereof. Use of such information may require ^a license from ^a third party under the patents or other intellectual property of the third party, or ^a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where ^a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated